A variety of technologies in recent years have been developed in designing on-chip networks with the multicore system.In this endeavor, network interfaces mainly differ in the way a network physically connects to a multicore system along with the data path.Semantic substances of communication for a multicore system are transmitted as data packets.Thus, whenever a communication is made from a network, it is first segmented into sub-packets and then into fixed-length bits for flow control digits.To measure required space, energy & latency overheads for the implementation of various interconnection topologies we will be using multi2sim simulator tool that will act as research bed to experiment various tradeoffs between performance and power, and between performance and area requires analysis for further possible optimizations.
Authors: Manju Khari, Raghvendra Kumar, Dac‐Nhuong Le, Jyotir Moy Chatterjee
DOI: https://doi.org/10.5815/ijcnis.2017.11.06
Publish Year: 2017
